Publications
Copyright information: personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the publisher.
Design and validation of a Software Defined Radio testbed for DVB-T transmission
| Publication type | Journal paper |
|---|---|
| Year of publication | 2014 |
| Authors | Giuseppe Baruffa, Luca Rugini, and Paolo Banelli |
| Title | Design and validation of a Software Defined Radio testbed for DVB-T transmission |
| Journal title | Radioengineering |
| Volume | 23 |
| Issue | 1 |
| Pages | 387–398 |
| Editor | |
| Publisher | Brno University of Technology |
| Date | April 2014 |
| Place | |
| ISSN number | 1210-2512, 1805-9600 (online) |
| ISBN number | |
| Key words | Software Defined Radio, Digital Video Broadcasting-Terrestrial, USRP, OFDM, time synchronization, carrier frequency offset estimation |
| Abstract | This paper describes the design and validation of a Software Defined Radio (SDR) testbed, which can be used for Digital Television transmission using the Digital Video Broadcasting - Terrestrial (DVB-T) standard. In order to generate a DVB-T-compliant signal with low computational complexity, we design an SDR architecture that uses the C/C++ language and exploits multithreading and vectorized instructions. Then, we transmit the generated DVB-T signal in real time, using a common PC equipped with multicore central processing units (CPUs) and a commercially available SDR modem board. The proposed SDR architecture has been validated using fixed TV sets, and portable receivers. Our results show that the proposed SDR architecture for DVB-T transmission is a low-cost low-complexity solution that, in the worst case, only requires less than 22% of CPU load and less than 170 MB of memory usage, on a 3.0 GHz Core i7 processor. In addition, using the same SDR modem board, we design an off-line software receiver that also performs time synchronization and carrier frequency offset estimation and compensation. |
| URL | http://www.radioeng.cz/papers/2014-1.htm |
| DOI | |
| Other information | |
| Paper |  (portable document format, 788652 Bytes) |